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Removing all obstacles to massive market penetration
Cost of electricity
Silicon heterojunction solar cells have less manufacturing steps and have allowed achieving higher efficiency than PERC cells.
However the market has been slow in taking up the technology. Here we show some of the obstacles that have been overcome in the last 
10 years which make the technology more ready than ever for a mass market launch.
Impossible to get good quality low 
cost n-type wafer
No good metallization solutions 
available, 500 mg of Ag per cell
Complex manufacturing processes. 
Solar cell makers do not use // 
plate PECVD and PVD tools
Too expensive industrial 
productions solutions, 
reliability issues
• Strong material improvements over 
the last 10 years
• Today SOA n-type c-Si does not 
require gettering or thermal donor 
killing
• At 180 m thickness n-type wafer 
5% more expensive than p-type 
(less pulls)
• -1.5cts per 10m less…
• N-type 140 m wafers are cheaper 
than 170 m for standard cells
CSEM/EPFL SILICON 
HETEROJUNCTION 
R&D PLATFORM
> 20 tools for advanced 
and fast R&D
Heterojunction solar cell
Heterojunction solar cell
• Strong improvements of low T Ag 
paste.  now down to 5 cm.
• Possibility to plate cells, or to shingle
• Solutions with multi-wire 
• Solutions with multi-bus bars
• Equipements price going down with 
competition
• Even extra capex 5 M$/100 MW 
 only 0.8 cts/W extra
• Higher capex, compensated by 
efficiency/bificiality/energy yield
• When designed properly, ultra-
resistant products, no PID.
• Can even improve under light 
soaking ! 
High Quality n-type wafer at lower 
cost than p-type wafer by using 
30 µm less giving you more Watts
Certified metallization and 
interconnection 
with no expensive materials 
available
24.14% certified 
plated cell on 225 
cm2, 4 busbars
Some new key recent results
Screen printed laboratory cells
Standard n-type, p-type, 4 cm2, da
All results transferrable to CZ, 
large area
c-Si surface 
preparation
TCO 
a-Si:H thin films 
deposition, intrinsic
and doped: i-n, i-p
PECVD PVDChemical 
baths
Metallization
Screen printing
+ curing
at 200°C
Metallization
8 steps IBC process (tunnel junction***)
Results achieved with Demo-lines at Meyer Burger 
Production run, 6 inches, 23.65% busbarless
• 335 Watt 60 cells
• 410 Watt 72 cells
• Up to 92% bificiality
Fully controlled. Good tools will 
make in one day >> 20% cells
• This project has received funding from the European Union's Horizon 2020 research and innovation programme under Grant Agreements 
N° 727523 (NextBase), N° 727529 (Disc), N° 745601 (Ampere), as well as Swiss Federal Office for Energy, Innosuisse, and SNF.
• Project industrial partners: Meyer Burger, Indeotec, ENEL Green power (3Sun), Longi, …
• Special thanks to all members at EPFL PV-lab and CSEM PV-center as well to Dr. Sylvain Nicolay for invaluable comments 
• Thanks to all academic partners and RTO’s in Europe/US/Japan/Australia, in particular excellent collaboration with teams at INES/CEA.
Production equipment available 
allowing competitive costs for 
manufacturing at GW level
• Now close to 10 lines with 
> 100 MW capacity
• Several GW announced 
• Need of volume as with all 
c-Si technologies
• From thin film solar, flat panel 
displays and glass coating, low cost 
per m2 from PECVD (e.g. parallel 
plate reactor) and PVD.
• Fewest number of process steps:
5-7 depending on tools and 
processes
• Alternative deposition techniques 
available (hot wire, TCO by PAE)
• Easily controlled homogeneity with 
good tool design
• > 20 research institutes and (pilot) 
lines with above 22% efficiency
• Low temperature 
coefficient (-0.2%/°C 
to -0.27%/°C)
• No PID
• High bifaciliality
 Higest energy yield 
and lowest LCOE
Upside potential 
• Transform to IBC with 5-
8% rel. Eff. increase
• Move to multijunction
III-V/Si (35.9%**)
• Perovskite tandem 
devices
9-cm2 tunnel-IBC
25-cm2 tunnel-IBC
Type JSC
(mA/cm2)
VOC
(mV)
FF
(%)
EFF. (%)
On n-type 
Fz wafer
40.8 727 81.1 24.1
On p-type 
Fz wafer
40.7 722 80.7 23.76
Certified
SHJ on p-
type !
Record 24.6% record for TJ IBC !
• Suitable for almost all materials
• For QuasiMono and multi, 
gettering/hydrogenation might be 
required 
22.6% 
record for 
cast Quasi-
Mono !
Exemple: Helia Meyer Burger 
platform for SHJ 
25.2 % certified 
record for PK/Si 
textured
F. Sahli et al Nat. 
Mat. 2018, 
IEEE WCPEC-7
conclusion
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Improvement of low-T Ag Paste
**Essig et al. Nat. En. 2017
Geissbühler 
et al. PV 
magazine
Smart
Wire
Front Bifacial
25 mg 55 mg
Ag cost =  
2.7 ct€/cell
Indium-free smart
Wire, with as little 
as 25 mg Ag per 
side
Over the last 10 years, improvements in:
• Processes compatible with industrial production,
• Efficiency achieved on production tool,
• Metalization and interconnections, reliability,
• Material quality,
• Tools for cost-effective production.
If/when capital is available, Si heterojunction 
technology is ready for true mass market launch
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